

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Rule 53(b) Divisional Application of S.N.09/472,824:

**Shigeyuki MARUYAMA**

Serial No.: NEW

Group Art Unit: **2823** (Expected)

Filed: **March 12, 2001**

Examiner: **COLLINS, D.** (Expected)

For: **WAFER-LEVEL PACKAGE, A METHOD OF MANUFACTURING THEREOF  
AND A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES FROM  
SUCH A WAFER-LEVEL PACKAGE**

**INFORMATION DISCLOSURE STATEMENT**  
**PURSUANT TO 37 CFR 1.97(b)**

Director of Patents and Trademarks  
Washington, D.C. 20231

March 12, 2001

Sir:

This Information Disclosure Statement is being filed in order to comply with Applicant's duty of disclosure under 37 CFR 1.56. The documents listed on the Form PTO-1449 were made of record in parent application Serial No. 09/472,824.

The Commissioner is authorized to charge our Deposit Account No. 01-2340 for any fee which is deemed by the Patent and Trademark Office to be required to effect consideration of this statement.

Respectfully submitted,

ARMSTRONG, WESTERMAN, HATTORI,  
McLELAND & NAUGHTON, LLP



Sadao Kinashi  
Attorney for Applicant  
Registration No. P-48,075

Attorney Docket No. 991489A  
1725 K Street, N.W., Suite 1000  
Washington, D.C. 20006  
Tel: (202) 659-2930  
Fax: (202) 887-0357  
SGA/SK/fk  
Enclosures: PTO-1449

